Overview
In this workshop, you will perform high-level design steps necessary to synthesize, analyze, and verify a multi-voltage design with shutdown requirements using the IEEE 1801 UPF-based Synopsys Eclypse Low-Power Flow. You will:
Identify the library requirements to implement a MV low-power design
Create, modify, interpret, and apply power-intent (UPF) files
Correctly specify PVT requirements for MV low-power optimizations
Perform low-power RTL synthesis using top-down and hierarchical UPF methodologies
Generate a gate level design that is MV-clean
Insert power-domain aware scan chains
Check for logic equivalence of RTL and gate-level designs
Conduct static timing analysis on the pre-layout design
Analyze average and peak power consumptions
Verify the results of running MV rule checks on the gate-level design
?
Objectives
At the end of this workshop, using the Front-End Synopsys Eclypse Low-Power Flow, you should be able to perform the following high-level design objectives:
Create, interpret, and apply UPF files that capture the stated power intent requirements
Synthesize designs for the power intent and power-optimization requirements using both top-down and hierarchical UPF methodologies
Describe the effect of performing a supply-net-aware always-on synthesis
Insert scan chains taking into account the existing power domains while minimizing switching activity
Ensure that the gate-level design is MV clean
Ensure equivalence checking of logic functionality between RTL and gate- level using the design and UPF files
Perform static timing analysis
Generate peak and average power analysis reports/waveforms
Analyze gate-level design for MV rule violations
Write out all needed files for physical implementation
Audience Profile
Logic design and/or verification engineers who have a need to implement, analyze, and verify designs requiring the lowest possible power consumption using the Synopsys Front-End Eclypse Low Power Flow. CAD Engineers and Managers responsible for Low Power flow will also find this workshop beneficial.
?
Prerequisites
To benefit the most from the material presented in this workshop, students need:
?
A basic working knowledge of Synopsys Design Compiler and PrimeTime tools. Working knowledge of the other Synopsys tools used (list at the end of course description) in the workshop is desirable, but not required, to complete this workshop
An awareness of the basics of low-power design techniques. This workshop teaches how to implement these techniques
Course Outline
?
?
1.
Introduction to Low Power Solution
Specifying Power Intent: UPF (Lab)
RTL Synthesis (Lab)
Hierarchical UPF Flow and DFT (Lab)
2.
Lab-4: Hierarchical UPF Flow and DFT (Lab Contd.)
Logic Equivalence Checking (Lab)
Static Timing and Power Analysis (Lab)
Multi Voltage Rule Checking (Lab)?
|
主站蜘蛛池模板：
精品国产一区AV天美传媒|
国产成人无码aa精品一区|
亚洲a级在线观看|
窝窝午夜看片国产精品人体宴|
国产码欧美日韩高清综合一区|
一区二区三区四区精品|
欧美精品久久久久久久影视|
国产三级片在线观看|
一本色道久久综合亚洲精品高清
|
久久国产精品一国产精品|
欧美午夜伦y4480私人影院|
国产成人久久91网站下载|
a级毛片100部免费观看|
粗大的内捧猛烈进出小视频|
用我的手指搅乱吧未增删翻译|
国产成人精品A视频一区|
久久99热精品|
欧美日韩国产精品|
又色又爽又黄的三级视频在线观看
|
欧美人与牲动交a欧美精品|
免费网站看v片在线a|
884hutv四虎永久黄网|
揄拍自拍日韩精品|
伊人蕉久中文字幕无码专区|
黄色aaa大片|
大屁股熟女一区二区三区|
丰满人体bbw|
欧美人与动性xxxxx杂性|
免费无码成人av在线播放不卡|
黑人操日本美女|
国产香港明星裸体XXXX视频|
一级免费黄色毛片|
成人无码av一区二区|
亚洲欧美另类久久久精品能播放的
|
亚洲人成中文字幕在线观看|
欲乱美女诗涵番外5|
快播电影网日韩新片|
四虎精品成人免费观看|
www.波多野结衣.com|
成人免费av一区二区三区
|
男女啪啪免费体验区|
shuhaipeixun
1299983702
總部李老師